

CH7026 TV/VGA Encoder

Features

- Support multiple output formats. Such as SDTV format The CH7026 is a device targeting handheld and similar (Programmable composite sync generation).
- simultaneous CVBS and S-video outputs.
- 90/180/270 degree image rotation and vertical or conversion and Image rotation are possible. horizontal flip functions are supported.
- Programmable 24-bit/18-bit/16-bit/15-bit/12-bit/8-bit digital input interface supports various RGB (RGB888, RGB666, RGB565 and etc), YCbCr (4:4:4 YCbCr, ITU656) and 2x or 3x multiplexed input. CPU/Memory interface are supported.
- Support for flexible input resolution is up to 800x800 and 1024x680. 320x240, 640x480, 960x720 are support.
- Bypass mode is supported.
- Flexible up and down scaling engine is embedded including de-flickering capability. Text enhancement is
- Pixel by pixel brightness, contrast, hue and saturation adjustment for each kind of output are supported. For RGB output, only brightness and contrast adjustment are supported.
- Pixel by pixel horizontal position adjustment and line by line vertical position adjustment are supported.
- Fully programmable through serial port. IO and SPC/SPD voltage supported is from 1.2V to 3.3V.
- TV/Monitor connection detect capability.
- Programmable power management. DAC can be switched off based on detection result (Driver support is
- Flexible pixel clock frequency from graphics controller is supported (2.3MHz -120MHz). Flexible input clock from crystal or oscillator is supported (2.3MHz -64MHz).
- Offered in QFP package.

General Description

(NTSC and PAL), HDTV format for 480p,576p,720p systems which accept digital input signal, and encodes and 1080i, analog RGB output for VGA. Sync signals and transmits data through 10-bit DACs. The device is can be provided in separated or composite manner able to encode the video signals and generate synchronization signals SDTV format for NTSC and Three on-chip 10-bit high speed DACs providing PAL standards and HDTV format for 480p,576p,720p flexible output capabilities. Such as single, double or and 1080i. Analog RGB output and composite SYNC triple CVBS outputs, YPbPr output, RGB output and signal are also supported. The device accepts different data formats including RGB and YCbCr (e.g. RGB565, Internal embedded 16Mbits SDRAM is used as frame RGB666, RGB888, ITU656 like YCbCr, etc.). 16Mbit buffer. Supporting for frame rate conversion. SDRAM is embedded in package. Frame rate

Note: the above feature list is subject to change without notice. Please contact Chrontel for more information and current updates.

209-1000-004 Rev. 1.4 09/21/2020




Figure 1: CH7026 block diagram

2 209-1000-004 Rev. 1.4 09/21/2020

1.0 Pin-out

1.1 Package Diagram




Figure 2: 80 Pin LQFP Package

209-1000-004 Rev. 1.4 09/21/2020 3

1.2 Pin Description

Table 1: Pin Name Descriptions (LQFP80 Package)

Pin#	Type	Symbol	Description				
52 - 67	In	D[23:0] [1]	Data[0] through Data[23] Inputs				
70 - 77			These pins accept the 24 data inputs from a digital video port of a				
			graphics controller. The swing is defined by VDDIO.				
79	In/Out	V	Vertical Sync Input / Output				
			When the SYO control bit is low, this pin accepts a vertical sync input				
			for use with the input data.				
			When the SYO control bit is high, the device will output a vertical				
			sync pulse. The output is driven from the VDDIO supply.				
78	In/Out	H/WEB	Horizontal Sync Input / Output				
			When the SYO control bit is low, this pin accepts a horizontal sync				
			input for use with the input data.				
			When the SYO control bit is high, the device will output a horizontal				
			sync pulse. The output is driven from the VDDIO supply.				
			It is also the WEB signal of CPU/MEMORY interface.				
80	In	DE/CSB	Data Input Indicator				
			When the pin is high, the input data is active.				
			When the pin is low, the input data is blanking.				
			CSB signal input of CPU/MEMORY interface.				
5	In	AS	Serial Port Device Address Select (7-bit address + R/W bit)				
			0: 76h				
			1: 75h				
			B7 B6 B5 B4 B3 B2 B1 B0				
			1 1 1 0 1 AS* AS R/W				
4	In	ATPG	ATPG Enable (Internally pull-low)				
			This pin should be left open or pulled low with a 10 k Ω resistor in the				
			application. This pin configures the pre-condition for scan chain and				
			boundary scan test when high. Otherwise it should be pulled low.				
			Voltage level is 0 to 3.3V.				
6	In	RESETB	Reset * Input				
			When this pin is low, the device is held in the power-on reset				
			condition. When this pin is high, reset is controlled through the serial				
20	T (0)	app	port.				
38	In/Out	SPD	Serial Port Data Input / Output (open drain)				
			This pin functions as the bi-directional data pin of the serial port.				
20	-	ana	External pull-up resistor is required.				
39	In	SPC	Serial Port Clock Input (open drain)				
			This pin functions as the clock pin of the serial port. External pull-up				
			resistor is required.				
29	Out	DAC0	CVBS, S-video, YPbPr or Analog RGB output				
25		D / G /	Full swing is up to 1.3 V				
27	Out	DAC1	CVBS, S-video, YPbPr or Analog RGB output				
2.5		D + G5	Full swing is up to 1.3 V				
25	Out	DAC2	CVBS, S-video, YPbPr or Analog RGB output				
	1	1	Full swing is up to 1.3 V				
31	In	ISET	Current Set				
			This pin sets the DAC current. A 1.2 k Ω , 1% tolerance resistor should				
			be connected between this pin and AGND_DAC using short and wide				
	1	1	trace.				
35	In	XI	Crystal Input / External Input				
			For some situation of the slave mode, a parallel resonance crystal (± 20				
			ppm) should be attached between this pin and XO. However, an				
			external 3.3V CMOS compatible clock can drive the XI input.				

4 209-1000-004 Rev. 1.4 09/21/2020

36	Out	XO	Crystal Output			
			For some situation of the slave mode, a parallel resonance crystal (± 20			
			ppm) should be attached between this pin and XI. However, if an			
			external CMOS clock is attached to XI, XO should be left open.			
50	In	GCLK	Graphics Controller Clock Input			
2	Out	VSO	Vertical sync signal output,			
			The amplitude of this pin is from 0 to AVDD			
1	Out	HSO	Horizontal sync signal output,			
			The amplitude of this pin is from 0 to AVDD			
3	Out	CSYNC	Composite sync output,			
			The amplitude of this pin is from 0 to AVDD			
51	Power	VDDIO	IO supply voltage (1.2-3.3V)			
69	Power	DVDD	Digital supply voltage (1.8V)			
8, 12	Power	AVDD	Analog supply voltage $(2.5 - 3.3V)$			
37, 49						
33	Power	AVDD_PLL	PLL supply voltage (1.8V)			
24, 28	Power	AVDD_DAC	DAC power supply (2.5 – 3.3V)			
10, 18	Power	VDDQ_MEM	SDRAM output buffer supply voltage (2.5V)			
14, 44	Power	VDD_MEM	SDRAM device supply voltage (2.5V)			
45						
68	Power	DGND	Digital supply ground			
7, 11, 34	Power	AGND	Analog supply ground			
48						
32	Power	AGND_PLL	PLL supply ground			
26, 30	Power	AGND_DAC	DAC supply ground			
9, 19	Power	GNDQ_MEM	SDRAM output buffer supply ground			
13,46, 47	Power	GND_MEM	SDRAM device supply ground			

Notes:

1. All the unused Data input pins should be pulled low with 10 $k\Omega$ resistors or shorted to Ground directly.

209-1000-004 Rev. 1.4 09/21/2020 5

2.0 Package Dimensions






Figure 3: 80 Pin LQFP Package

Table of Dimensions

No. of Leads		SYMBOL									
80 (10 X 10 mm)		A	В	C	D	E	F	G	H	I	J
Milli-	MIN	11.90	9.90	0.40	0.13	1.35	0.05	1.00	0.45	0.09	0°
meters	MAX	12.10	10.10	0.40 0.23 1.4	1.45	0.15	1.00	0.75	0.20	7°	

Notes:

- 1. Conforms to JEDEC standard JESD-30 MS-026D.
- 2. Dimension B: Top Package body size may be smaller than bottom package size by as much as 0.15 mm.
- 3. Dimension B does not include allowable mold protrusions up to 0.25 mm per side.

6 209-1000-004 Rev. 1.4 09/21/2020

Disclaimer

This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. CHRONTEL warrants each part to be free from defects in material and workmanship for a period of one (1) year from date of shipment. Chrontel assumes no liability for errors contained within this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.

ORDERING INFORMATION							
Part Number	Package Type	Operating Temperature Range	Minimum Order Quantity				
CH7026B-TF	80LQFP, Lead-free	Commercial : 0 to 70°C	160/Tray				
CH7026B-TFI	80LQFP, Lead-free	Industrial : -40 to 85°C	160/Tray				

Chrontel

www.chrontel.com

E-mail: sales@chrontel.com

©2020 Chrontel - All Rights Reserved.

209-1000-004 Rev. 1.4 09/21/2020 7